

UniPak™

981-0003-002

JULY 86

Copyright © Data I/O Corporation, 1986. All rights reserved.

Data I/O has made every attempt to ensure that the information in this document is accurate and complete. However, Data I/O assumes no liability for errors, or for any damages that result from use of this document or the equipment which it accompanies.

Data I/O reserves the right to make changes to this document without notice at any time.

NOTE

This configuration of the UniPak™ varies from previous configurations in that it uses some hexadecimal family codes. Some decimal family numbers have been changed. While this configuration will work with any Data I/O Universal Programmer (see section 1.1), to use hexadecimal families it may be necessary to update your programmer. Refer to section 1.2 of this manual for maintenance compatibility requirements. Model 1730s cannot handle hexadecimal families at this time. Some of the new larger devices will require that the programmer RAM be expanded. Consult your nearest Data I/O representative for update availability.

Applies to: Engineering Part No. 950-0099-011 and up Text Part Number 090-0064-002

TABLE OF CONTENTS

SE	CTION 1. INTRODUCTION	
1.1	O VERVIEW	1-1
1.2	PROGRAMMER COMPATIBILITY	1-1
	1.2.1. Hardware Modification	1-1
	1.2.2. Software Update	1-3
1.3	APPLICATIONS	1-3
1.4	SPECIFICATIONS	1-3
1.5	FIELD APPLICATIONS SUPPORT	1-4
1.6	WARRANTY	1-4
1.7	SERVICE	1-4
1.8	ORDERING	14
		1-4
	CTION 2. INSTALLATION	
2.1	INSPECTION	2-1
2.2	UniPak TM INSTALLATI O N	2-1
2.3	UniPak™ REMOVAL	2-2
2.4	REPACKING FOR SHIPMENT	2-2
SEC	CTION 3. OPERATION	
3.1	OVERVIEW	3-1
3.2	POWER UP	3-2
	POWER DOWN	
	BASIC OPERATION	
	3.4.1 Load RAM With Data From Master Device	3-2
	3.4.2 Verify RAM Data Against Master Device Data	3-3
	3.4.3 Program Device With RAM Data	3-3
	3.4.4 Extended Select Functions	3-3
3.5	FAMILY CODE AND PINOUT CODE SELECTION	3-4
	DEVICE INSERTION	
3.7	DEVICE REMOVAL	3-5
	CTION 4. MAINTENANCE/TROUBLESHOOTING/CALIBRATION	
4.1	OVERVIEW	4-1
4.2	MAINTENANCE	4-1
	4.2.1 UniPak 2™ Disassembly	4-1
	4.2.2 Cleaning	4-3
	4.2.3 Inspection	4-3
12	4.2.4 UniPak™ Assembly	4-3
4.3	TROUBLESHOOTING	4-3
	4.3.2 Poor Yields	4-3
	4.3.3 UniPak 2 TM Failure	4-3
4.4	CALIBRATION	1.5
	4.4.1 DC Colibration	4-5

SECTION 5. CIRCUIT DESCRIPTION 5.1 OVERVIEW 5-1 5.2 GENERAL ARCHITECTURE 5-1 5.2.1 The Link Between the UniPak™ and the Programmer 5-1 5.3 COMPONENT LAYOUT 5-2 5.3.1 Motherboard 5-2 5.3.4 UniPak™ Socket Card 5-5 APPENDIX A APPENDIX B TIMING DIAGRAMS B-1 APPENDIX C SCHEMATICS C-1 008-1998 Address Card Motherboard 008-1999 30-701-7997 Waveform Generator 30-702-0045 UniPak™ Memory 30-702-7995 Socket Assembly

LIST OF FIGURES

1-1	Jumper-Wire Location of Programmer Controller, 702-1520	. 1-2
2-1	UniPak™ Installation	2.1
3-1	Typical 29A Programmer Operation	2_1
3-2	Programmer Power Switch Location	3.7
3-3	UniPak™ Sockets and Device Installation	2.5
4-1	UniPak™ Disassembly	1.1
4-2	Socketboard Interconnect Cable Disconnect	4-1
4-3	Circuit Board Removal	4.5
4-4	Memory Card Removal	4-2
4-5	Calibration Setup	1.6
4-6	UniPak™ Scope Trigger Test Point	4-0
4-7	Pin Numbers of Device Sockets	4-7
4-8	Adjustment Locations	1.C
4-9	Pin Names by Pinout Code Numbers	A_10
5-1	Block Diagram, UniPak™ Electronics	E 1
5-2	Principal Components of UniPak™	5.2
5-3	Block Diagram, UniPak™ Motherboard	-5-2
5-4	Block Diagram, Waveform Generator	.5.2 .5.2
5-5	Block Diagram, Address and Data Driver Card	E /
5-6	Block Diagram, UniPak™ Socket Card	5-5
5-7	Block Diagram, UniPak™ Memory Card	. 5-6
		- 0

LIST OF TABLES

1-1	Programmers Requiring Updates	1 2
4-1	Troubleshooting Chart	. 1-3 1-4
4-2	Key Sequence To Access the Calibration Mode	. 4 -4
4-3	Measurement Chart	. 4 -7 4.14
5-1	Pin Functions, Programmer's Extended Processor Bus (at J1-J3)	4-14 E 1
5-2	Pin Functions, Device Bus (at .I1)	. 5-1

SECTION 1 INTRODUCTION

1.1 OVERVIEW

Data I/O's UniPak™ reliably programs over 400 popular MOS and bipolar devices. Values for programming variables, including pinouts, voltage levels and timing, are stored in firmware tables. When you choose the family and pinout codes for a particular device, the programmer uses information in these tables to assemble a specialized programming routine in scratch RAM. This method allows high-speed operation with minimum firmware overhead. The UniPak™ is designed to adapt to the programming requirements of many different devices. Pinout variations are handled by seven device sockets on the UniPak™ and, in some cases, by adapters which connect to socket 1 or 2. Specially designed electronic switches allow programming of both bipolar and MOS devices.

To maximize control speed during programming, the UniPakTM makes extensive use of addressable latches for control signals. For flexibility in waveform generation, digital-to-analog converters (DACs) control all major power supplies, with several rise and fall times selected by firmware.

1.2 PROGRAMMER COMPATIBILITY

Before using the -011 version of the UniPakTM, read the information in this section to be sure your programmer does not require a modification. Either or both of two modifications to your System 17 or 19 may be required for compatibility with the -007 or later version of the UniPakTM:

- A. It may be necessary to make a small hardware modification to the System 17/19 Controller (702-1520).
- B. A firmware update may be necessary.

29A Universal Programmers and 100A Production Programmers may need firmware updates.

1.2.1 Hardware Modification

System 19s with serial numbers below 1516 and System 17s with serial numbers below 219 will require small modifications for use, with the UniPakTM. The UniPakTM may cause error messages which are invalid if the modification is not made. No other programmer functions are affected, nor will attempting an operation harm the programmer, the UniPakTM, or a device in the socket.

CAUTION


The following hardware modification to the System 17 and 19 should be performed by a qualified technician only. If the facilities are not available to perform the modification, contact your local Data I/O Service Center. A list of all Data I/O service centers is located in the back of this manual.

Modification Instructions


- 1. Unplug power cord.
- 2. Remove Programming Pak.
- 3. Remove protection shield.
 - a. Pull the two snap-lock connectors and lift them gently.
 - b. Lift the back edge of the plate first and pull it up slightly and turn it to the left until it is clear.
- 4. Remove top cover.
 - a. Turn the programmer on its top.
 - b. Remove the four cover screws.
 - c. Turn the programmer upright and lift the cover off.
- 5. Remove display panel.
 - Remove four screws located at the corner of the display panel.
 - Remove the screw fastening the support bracket to the power supply assembly.
 - Remove the screw fastening the support bracket to the front of the base.
 - d. If there is a screw fastening the support bracket to the bottom plate, remove it.
- 6. Refer to figure 1-1. Sever the trace connecting R66 to U41 pin 1 just above R66 (left side).
- 7. Install an insulated wire from the top side of R58 (just *left* of C29, in front of the Programming Pak connector) to U41 pin 1. To connect to U41 pin 1, use the feed-through hole on the trace tying R66 to U41. (See figure 1.)
- Reinstall the display panel top cover and protective shield by reversing the removal procedures.

Programmer Check

- 9. Install a Programming Pak.
 - a. Check the programmer for proper initialization.
 - Load a device with a known data pattern and perform a verify to confirm proper operation.



a. Before Modification



b. After Modification

Note: Your controller may appear slightly different. Be sure connections are made to the components designated in this bulletin.

Figure 1-1. Jumper-Wire Location on Programmer Controller, 702-1520

1.2.2 Software Update

Some programmers require a software update for compatibility with the -004 or later version of the UniPak™. Table 1-1 shows the revisions and software configuration-check numbers for each programmer configuration requiring a software update. If your System 17, 19, 29A or 100A is one of these revisions, contact a Data I/O sales representative to order the appropriate update kit.

To determine the revision level of a programmer, follow the procedure below to display the software configuration-check number and compare it to table 1-1.

- System 19 and 29A, all configurations: Key in Select Code B2-START.
- System 29B, all configurations: Key in Select Code B2-START. (All configurations are compatible.)
- 100A Production Programmer: Key in Select Code 10
- System 1730: Enter remote control and use the G command.
- System 1731: Enter remote control and use the CN command.

1.3 APPLICATIONS

Table A-1 lists all the devices that could be programmed with the UniPak™ when this manual was published. In many cases when a new device with industry-standard pinout is introduced within a manufacturer's family, the UniPak™ WILL NOT require a revision to program it. For some new applications, such as to accommodate a new device family, a firmware update of the UniPak™ may be required. The revision number is stamped after the part number (950-0099) along the underside of the top edge of the UniPak™ socket assembly.

1.4 SPECIFICATIONS

The UniPakTM receives its power from the programmer mainframe. Programming waveforms are generated from raw programmer supplies using regulators controlled by the programmer's microprocessor. The controlling firmware is located on a circuit card within the UniPakTM.

The physical and environmental specifications are:

- Altitude: Sea level to 3 km (10,000 ft.)
- Dimensions: 20.9 x 17.0 x 10.5 cm (8.2 x 6.7 x 4.2 in.)
- Humidity (operating): 90% maximum (noncondensing)
- Humidity (storage): 95% maximum (noncondensing)
- Temperature (operating): 0 to 40°C (32 to 104°F)
- Temperature (storage): -40 to 55°C (-40 to 131°F)
- Weight: 1.38 kg (3 lb. 0.5 oz.)

Table 1-1. Programmers Requiring Updates

System	Revision	Software Configuration Check Number
990-1900	A B C D E F	F9CF 00AC 07CD 0B11 FC6A B16C
990-1901	A B C	89CC CC89 6BCD
990-1902	A B C D E F G H	C56C 8B82 9141 9002 2068 29CE 3868 3599
990-1903	A B C	2C23 6A9B 3A33
990-1730	A B C D	6D7B ADF5 35EE 4180 44F8
990-1731	A B	93AA 3A3A
29A	A B	1ECA 20A4
29A w/computer remote control	A B	BB41 CØØB
100A	A B C D	917F 9405 9DEE 9BED

1.5 FIELD APPLICATIONS SUPPORT

Data I/O has field applications engineers (FAE's) throughout the world. They can provide additional information about interfacing Data I/O products with other equipment and answer questions about equipment. FAE's are located within the United States at the addresses listed in the back of this manual. For international applications support, contact your nearest Data I/O representative.

1.6 WARRANTY

Data I/O equipment is warranted against defects in materials and workmanship. The warranty period of one year, unless specified otherwise, begins when you receive the equipment. The warranty card inside the back cover of this manual explains the length and conditions of the warranty. For warranty service, contact your nearest Data I/O service center.

1.7 SERVICE

Data I/O maintains service centers throughout the world, each staffed with factory-trained technicians to provide prompt, quality service. This includes not only repairs, but also calibration of all Data I/O products. A list of all Data I/O service centers is located in the back of this manual.

1.8 ORDERING

To order equipment, contact your Data I/O sales representative. Orders must contain the following information:

- Description of the equipment (see the latest Data I/O price list or contact your sales representative for equipment and part numbers)
- · Quantity of each item ordered
- Shipping and billing address of firm, including ZIP code
- · Name of person ordering equipment
- · Purchase order number
- Desired method of shipment

SECTION 2 INSTALLATION

2.1 INSPECTION

Your UniPak™ was tested both electrically and mechanically before it was shipped, and was carefully packaged to prevent shipping damage. It should, therefore, arrive free of any defect, without marks or scratches, and in perfect operating condition. However, carefully inspect the instrument for any damage that may have occurred in transit. If you note any damage, file a claim with the carrier and notify Data I/O.

2.2 UniPak™ INSTALLATION

The UniPakTM may be installed and removed with the programmer's power on; this feature allows you to retain data in RAM during module changes. If the programmer power is turned on before the UniPakTM is installed, you will hear a beep until the UniPakTM is installed.

NOTE

Voltage transients can cause device damage. Thus, be sure that all sockets are empty when:

- · switching power on or off
- installing or removing the UniPak™

To install the UniPakTM, do the following:

- Slide the UniPak™ into the opening in the programmer (figure 2-1).
- Tilt the UniPak™ up and gently push it back to hook the flange of the UniPak™ over the back edge of the programmer opening (figure 2-1, a).
- 3. Lower the UniPak™ into position as shown in figure 2-1, b.
- 4. Press gently on the front edge of the UniPak[™] to ensure a good connection (figure 2-1, c).




Figure 2-1. UniPak™ Installation

2.3 UniPak™ REMOVAL

- Check to make sure the programmer is not in the process of an operation. If it is, wait until the operation is complete (the action symbol on the display disappears).
- Check to make sure a device is not in a socket. If one is in a socket, remove it as described in section 3.7.
- Tilt the UniPak™ up and gently remove it from the programmer.

2.4 REPACKING FOR SHIPMENT

If the UniPak™ is to be shipped to Data I/O for service or repair, attach a tag to it describing the work required and identifying the owner. In correspondence, identify the unit by part number, revision level, and name. If the original shipping container is to be used, place the UniPak™ in the container with the appropriate packing material and seal the container with strong tape. If another container is used, be sure that it is a heavy carton, wrapped with heavy paper or plastic; use appropriate packing material and seal well with strong tape. Mark the container "DELICATE INSTRUMENT" or "FRAGILE."

SECTION 3 OPERATION

3.1 OVERVIEW

The UniPakTM can be used in 29A, 29B, System 19, or 100A programmers of any configuration; see section 1.2 for firmware revision levels required. The typical programming operation with a 29A programmer and a UniPakTM is illustrated in figure 3-1. As can be seen from this figure, the UniPakTM can obtain data from three sources (a master device, a serial port, or the keyboard). Because the serial port and keyboard operations are unique for each type of programmer, you will be referred to your 29A, 29B, System 19, or 100A programmer manual for details on how to program using these mainframes.

When using a master device as the data source to program a blank device, you must first instruct the programmer to copy the device data into programmer RAM (shown as COPY in figure 3-1 and described in section 3.4).

Then enter the family code and pinout code as described in section 3.5. The data in the device will have been copied to the RAM of your 29A when you press START, as shown in figure 3-1. You must then remove the master device and instruct the programmer to copy the information just stored in its RAM to a blank device. This completes the basic programming operation.

The procedures to perform basic operations with your UniPakTM are described in this section. You should follow these procedures to properly operate your UniPakTM. Wherever possible, key sequences have been included for using your UniPakTM with a 29A Universal Programmer with Rev C firmware (read section 1.2 carefully to determine your programmer's firmware revision level). Refer to your programmer manual for key sequences for the System 19, 29B, and 100A programmers.




Figure 3-1. Typical 29A Programmer Operation

3.2 POWER UP

NOTE

If the $UniPak^{TM}$ is not installed in the programmer before power is turned on, you will hear a beep until the $UniPak^{TM}$ is installed.

When turned on, the programmer will perform an automatic self-test routine. When the self-test routine is complete, the programmer will signal its readiness.

To turn the programmer on, do the following:

- 1. Check to make sure a device is not in a socket. If a device is in a socket, lift up the lever (located on the upper left of the socket; see section 3.7), then gently lift the device out of the socket.
- 2. Plug the AC power cord into the power outlet.
- Flip the power switch up to the "ON" position (see figure 3-2).




Figure 3-2. Programmer Power Switch Location

3.3 POWER DOWN

CAUTION

Do not turn the power off while the programmer is doing an operation or when a device is in a socket; voltage transients may damage the device.

To turn the programmer power off, do the following procedure:

- Check to make sure that the programmer is not in the middle of an operation. If it is, wait until that operation is through.
- Check to make sure a device is not in a socket. If a device is in a socket, remove it as described in section 3.7.
- 3. Flip the power switch down to the "OFF" position (figure 3-2).

3.4 BASIC OPERATION

All data transfer or verification operations take place between the programmer's internal RAM and the device or between the RAM and serial port in your programmer. Because the procedure to transfer data via a serial port varies from programmer to programmer, this manual describes only data transfer with the 29A. For other programmers, refer to your programmer operation manual.

The basic data transfer operations that can be performed with the UniPakTM and the 29A Universal Programmer are:

- Load RAM with data from a master device (described in section 3.4.1).
- Verify RAM data against the device data (described in section 3.4.2).
- Program a device with RAM data (described in section 3.4.3).

3.4.1 Load RAM With Data From Master Device

To load the 29A RAM with data from a master device, follow the steps listed below.

- 1. Press COPY; 29A displays COPY DATA FROM
- 2. Press DEVICE; 29A displays DEV A ADDR/SIZE TO

NOTE

The device is the source of data.

3. Press RAM; 29A displays CO DEV > RAM A ADDR

NOTE

The RAM is the destination of the data from the master device.

- 4. Press START; 29A displays FAM A 00 PIN 00
- Enter the family code and pinout code (see section 3.5).
- Insert the master device into the UniPak™ (see section 3.6).
- Press START; 29A displays LOADING DEVICE
 LOAD DONE XXXX

NOTE

XXXX is the sumcheck of the device.

 Remove the master device from the UniPak™ (see section 3.7).

During source destination operations (copy and verify), ADDR and SIZE appear in the 29A prompts. These correspond to starting address and block size, respectively. For more detail on these parameters, see your programmer operation manual. When reading a device, the UniPakTM applies a nominal V_{CC} level. To simulate loading on device outputs, each output is driven by a 1.6 mA current source.

3.4.2 Verify RAM Data Against Master Device Data

The two-pass verify consists of comparing the device data to RAM data and is performed at two V_{CC} levels; these levels, plus the output-sink currents and the output-level-sense voltages, vary according to each manufacturer's requirements.

To verify that data entered in the 29A RAM duplicates the master device data, follow these steps:

- 1. Press VERIFY; 29A displays VERIFY DATA FROM
- 2. Press DEVICE; 29A displays DEV A ADDR/SIZE TO

NOTE

The device is the source of data.

3. Press RAM; 29A displays VE DEV > RAM Λ ADDR

NOTE

The RAM is the destination of the data from the master device.

- Press START; 29A displays FAM Λ ØØ PIN ØØ
- Enter the family code and pinout code (see section 3.5).
- Insert the master device into the UniPak™ (see section 3.6).
- Press START; 29A displays VERIFY DEVICE
 VE DEV DONE XXXX

NOTE

XXXX is the sumcheck of the device.

 Remove the master device from the UniPak™ (see section 3-7).

3.4.3 Program Device With RAM Data

When programming a device, the system performs illegal-bit tests and blank checks at nominal VCC and with nominal output loading.

To program a blank device with the data in the 29A RAM, follow these steps:

- Press COPY; 29A displays COPY DATA FROM
- 2. Press RAM; 29A displays RAM A ADDR/SIZE TO
- Press DEVICE; 29A displays CO RAM > DEV Λ ADDR
- Press START; 29A displays FAM Λ ØØ PIN ØØ

- Enter the family code and pinout code (see section 3-5).
- Insert the blank device into the UniPak™ (see section 3-6).
- 7. Press START; 29A displays TEST DEVICE
 PROGRAM DEVICE
 VERIFY DEVICE
 PRG DONE 01 XXXX
- Remove the device from the UniPak™ (see section 3.7).

NOTE

XXXX represents the sumcheck of the

3.4.4 Extended Select Functions

In addition to the three basic source-destination functions (copy, verify and edit) and the select functions described in the Operation section of your programmer manual, the UniPakTM offers five extended select functions (CC, C3, CE, CF and EF). These functions are not required for normal operation of the UniPakTM.

The extended select functions may be used from either the keyboard or from remote control.

Function CC displays the family and pinout codes of the last algorithm moved to RAM, usually the algorithm for the last device programmed or read.

To display the family and pinout codes of the last algorithm moved to RAM, follow the procedure below.

- Press SELECT; 29A displays SELECT CODE ^
- 2. Press C3 START; 29A displays FXX PYY OPTIONS
- Press START; 29A displays "NAME OF FIRST OPTION"

To select different options, press the REVIEW key. To execute an option, press START (in terminal remote, the RETURN key is used for the START key, and the space bar is used for the REVIEW key). If the option has subheadings under it, once the START key has been pressed, the REVIEW key can select the desired subheading. The START key is then pressed to execute the subheading. Once an option has been completely executed, an asterisk will be displayed after the option name. Complete execution may require doing a number of subheadings. Pressing the START key a second time after an option is completely executed will exit the options file, and the 29A will display OPTIONS DONE **.

NOTE

For the 8751H, the option "PROG SECTY ONLY" will program the security fuse as soon as the option is selected and executed.

Functions CE and CF are used to set the reject count (the number of programming pulses applied to a fuse or cell before it is rejected); CE sets the reject count back to the commercial specification (this is the default value) and CF sets the single-pulse reject count. This feature was accomplished in older UniPakTM models by adding 50 to the family code.

To select the commercial (default) reject count (CE), follow the procedure below.

- 1. Press SELECT; 29A displays SELECT CODE A
- 2. Press CE START; 29A displays SELECT CODE *

To select the single-pulse reject count (CF), take the following steps:

- Press SELECT; 29A displays SELECT CODE A
- 2. Press CF START; 29A displays SELECT CODE

Function EF calls up a four-digit hexadecimal configuration number and a two-digit decimal version number that correspond to the revision level and version number of the UniPakTM firmware. This function can be useful to identify firmware revision levels when communicating with Data I/O regarding field bulletins and updates.

To display the UniPakTM firmware configuration and version number, do the following:

- 1. Press SELECT; 29A displays SELECT CODE ^
- 2. Press EF START; 29A displays XXXX YY

NOTE

XXXX represents the UniPak TM firmware configuration number, and YY represents the version number.

3.5 FAMILY CODE AND PINOUT CODE SELECTION

Any device that can be programmed with the UniPak™.is specified by a unique combination of a two-digit family code and a two-digit pinout code (table A-1). Once the codes for a particular device are entered, the UniPak™ remains set up for any operation with that device until new codes are entered.

Your programmer manual will tell you where in the key sequence the family and pinout codes should be entered. If you enter invalid family and pinout codes, a beep will sound as you press either START or ENTER, or Err 30 (error 30) will be displayed and the operation will be aborted.

To select the family and pinout codes, procede as follows:

- Locate the manufacturer name and part number stamped on the device.
- Go to table A-1, column 1, and find the manufacturer's name.
- Go to table A-1, column 3, entitled "PROM Part Number" and find the number corresponding to the number on the device.
- Go to column 4 ("Family Code") and column 5 ("Pinout Code") to find the code numbers corresponding to the device number.
- Enter the family and pinout codes you selected from table A-1.
- 6. Push "START."

NOTE

An LED (light-emitting diode) will light under one of the sockets.

Valid family and pinout codes must be in effect to use the System 19 DEVICE DATA key. When you press the DEVICE DATA key, either nominal, first-pass, or second-pass verify levels are applied to the device. The level applied depends on the System 19's position in executing the selected mode. If the KEYBD light is on, the nominal verify level is applied.

3.6 DEVICE INSERTION

Once you have chosen the appropriate family and pinout codes, the $UniPak^{TM}$ is ready to accept a device in the socket located above the lighted LED.

A good electrical connection between the device and the socket is essential. To ensure a good connection, do the following:

- 1. Check to make sure the programmer is not doing an operation. If it is, wait until the operation is complete.
- 2.. Lift up the lever on the upper left side of the socket above the lighted LED (see figure 3-3). The lever will stay locked in the upright position.
- 3. Gently insert the device in the socket above the lighted LED. Make sure pin 1 of the device is aligned with pin 1 of the socket, as shown in figure 3-3.
- 4. Push the lever down to lock the device in the socket.

Once you have entered the family and pinout codes, the UniPakTM is ready for device-related operations. The key sequence to load, program, and verify is described in the Operation section of your programmer manual.

3.7 DEVICE REMOVAL

- 1. Check to make sure the programmer is not doing an operation. If it is, wait until the operation is complete.
- 2. Flip up the lever on the left side of the socket (see figure 3-3). The lever will lock in the upright position.
- 3. Lift the device out of the socket; the LED will remain illuminated.




Figure 3-3. UniPak™ Sockets and Device Installation

This page left intentionally blank.

SECTION 4

MAINTENANCE/TROUBLESHOOTING/CALIBRATION

4.1 OVERVIEW

The support material in this section has been provided to help you keep your UniPak™ in good operating condition. General maintenance practices are discussed in section 4.2, while the basic troubleshooting steps are listed in section 4.3. For those UniPak™ users who prefer to do their own calibration, detailed procedures, including measurement charts and timing diagrams, are provided in section 4.4.

4.2 MAINTENANCE

Before the UniPakTM can be cleaned (section 4.2.2) and/or inspected (section 4.2.3), it must be disassembled as described below.

4.2.1 UniPak™ Disassembly

To disassemble the UniPakTM, refer to figure 4-1 and follow the procedure outlined below.

- Remove the UniPak™ from the programmer; see section 2.3 for details.
- 2. Place the UniPak™ face down on a flat surface.
- Unscrew the captive fasteners (figure 4-1a) until they hang loosely; the screws will not separate from their standoffs.
- 4. Lift the card cage up slightly, then pull out (as shown in figure 4-1b) to unlock the flanges.




Figure 4-1. UniPak™ Disassembly

- 5. Lift the card cage up until you can see the socketboard interconnect cable and its connector (figure 4-2).
- 6. Flip the extraction tabs out on each side of the connector (figure 4-2).
- 7. Pull the cable out of the connector.
- 8. Flip the extraction tabs out on the top card (waveform generator card) and unplug the interconnect cable from its connector (figure 4-3).
- Flip the extraction tabs out on the top card (waveform generator card).
- Pull the waveform generator card out along the guides (figure 4-3).
- Repeat steps 9, 10, and 11 for the extraction tabs on the address card.
- 12. Remove the two screws and the shield, and pull the memory card down to unplug it from the edge connector (as shown in figure 4-4).




Figure 4-2. Socketboard Interconnect Cable Disconnect




Figure 4-3. Circuit Board Removal




Figure 4-4. Memory Card Removal

4.2.2 Cleaning

Inspect the UniPak[™] inside and out for accumulated dirt or dust. To clean the UniPak[™], follow the procedure below.

 Wipe any dust and/or dirt off the outside of the UniPak™ with a clean, damp cloth.

NOTE

Do not use abrasive cleaners or solvents. They will etch the paint.

Remove dust from the circuit boards with a blast of dry, compressed air or a clean, soft-bristled brush.

4.2.3 Inspection

You can help prevent malfunctions by periodically inspecting your UniPakTM. Check cable connections, card seating, mounting of socketed components, etc., for shorts, opens or unstable continuity.

If you find heat-damaged components, be particularly careful to find and correct the cause of the overheating. This will prevent further damage.

4.2.4 UniPak™ Assembly

- 1. Plug the memory card onto its edge connector, as shown in figure 4-4.
- 2. Replace the shield, washers, and the two screws.
- 3. Flip the two extraction tabs down on the address card.
- Using the flat surfaces of the extraction tabs, gently push the address card along the guides into its connector.
- Make sure the extraction tabs on the interconnect cable connector are flipped open.
- 6. Firmly, but gently, push the socketboard interconnect cable into the connector. Notice that the extraction tabs will move back to their locked positions when the cable is locked into the connector.
- Repeat steps 3 through 6 to replace the waveform generator card.
- 8. Plug the socketboard interconnect cable into its connector on the socketboard (figure 4-2).
- Replace the card cage by tilting it up to lock the flanges, as shown in figure 4-1, then gently setting it down. Make sure the captive fasteners line up with the fastener holes on the UniPakTM frame.
- 10. Tighten the captive fasteners finger tight.

4.3 TROUBLESHOOTING

This section will help you interpret and isolate failures in the UniPakTM. Use it in conjunction with section 5 (Circuit Description) and the schematics provided in the back of this manual.

Three major classes of failures can occur in a system comprised of a programmer and a UniPakTM. The first is no system operation, the second is poor yields, and the third is UniPakTM failure.

After successfully troubleshooting the UniPakTM, you must calibrate it according to the instructions in section 4.4. It is very important that the programmer be calibrated before the UniPakTM is calibrated.

4.3.1 No System Operation

You should perform the following steps if the system will not initialize with the UniPakTM installed. After completing each step, determine whether the problem still exists.

- Check to be sure the UniPak™ is properly installed in your programmer.
- Check the UniPak™ programmer mating connector (J1) for bent or broken pins. (Pin HH is intentionally shorter.)
- Check the UniPak™ cards to be sure they are correctly installed in their connectors (section 4.2).
- 4. Check the ribbon cable to be sure it is properly inserted in the connectors (section 4.2).
- Check the programmer power supplies for proper voltage output levels (see programmer manual).
- 6. If steps 1 through 5 fail to isolate the problem, contact your local Data I/O Service Center.

4.3.2 Poor Yields

If the yield rate begins to decrease, perform a complete calibration (see Section 4.4). Be sure that the programmer has been calibrated first.

After calibration, if the problem still exists, contact your local Data I/O Service Center.

4.3.3 UniPak™ Failure

Perform the following steps if a device will not program at all or if error messages are displayed. After completing each step, determine whether the problem still exists.

- Check that the family and pinout codes are correct for the device, and that the device is being inserted in the correct socket.
- If possible, try a known-good device to determine whether there is a hardware problem.
- 3. Check to be sure the UniPak™ is properly installed.
- Check the UniPak™ programmer mating (J1) connector for bent or broken pins. (Pin HH is intentionally shorter.)

- Check the UniPakTM cards to be sure they are correctly installed in their connectors (section 4.2).
- Check to be sure the ribbon cable is correctly oriented and properly inserted in the connectors.
- 7. Perform a complete calibration, noting any measurements falling outside the indicated limits. Refer to the corresponding test number in table 4-1 for suspected boards and components, as well as the circuit description (section 5) and the schematics, to attempt to isolate the problem.
- 8. Perform waveform observations and note any discrepancies. Referring to the circuit description and the schematics may be helpful in isolating the problem.
- 9. If steps 1 through 8 fail to resolve the problem, contact your local Data I/O Service Center.

Table 4-1. Troubleshooting Chart

TEST	SUSPECT	SUSPECT	TEST	SUSPECT	SUSPECT
NUMBER	BOARDS	COMPONENTS	NUMBER	BOARDS	COMPONENTS
1	701-1998	U26, U13, CR1	28	701-7997	VR2, U7
2	701-1998	Q1, Q2, U14	29	701-7997	U11, U4, U8, Q17
3	701-1998	U19, U13, Q3	30	701-7997	U12, U10, U4, U1, Q8,
4	701-7997	VR1, Q23, U6, U13			CR1, CR2, U5, U2, U7,
5	701-7997	Q17, U8, U4, U11	1		Q1, Q2, U6, Q18, CR11,
	702-7995	U2, CR12			Q19, Q21, Q15, Q5, U11
6	701-7997	Q8, U1, U4, U10, Q2, Q7,	31	701-7997	U11, U4, U8, Q17
		Q14, Q24, Q1	32-35	701-1998	RP1, RP2, U3-6
7	701-7997	Q10, U3, U4, U9, Q1, Q13		702-7995	U9, U10, Q2
	701-1998	U18, Q4-11, U16, U17	36	702-7995	DS1, U1
8	701-1998	U26, U13, CR1	37	702-7995	U1, CR8
9	701-1998	U26, U13, Q3	38	701-1998	U1, U2, U12, Q12-19
10	701-1998	U26	39	701-1998	U1, U2, U12, Q12-19
11	701-7997	U13, U14, U7, Q13, Q1, Q9	40	701-1998	U1, U2, U12, Q12-19
	701-1998	U18, Q4-11, U16, U17	41	701-1998	U1, U2, U12, Q12-19
12	701-7997	U12, U11, U4, U8, Q17	42	701-7997	Q10, U3, U4, U9, Q1, Q13
	702-7995	CR12, U2		701-1998	U18, Q4-11, U16, U17
13	701-7997	U12, U9, U4, U3, Q10	43	701-7997	Q10, U3, U4, U9, Q1, Q13
14	701-7997	U12, U10, U4, U1, Q8		701-1998	U18, Q4-11, U16, U17
15	701-1998	U25, U26, U13, CR1	44	701-7997	Q10, U3, U4, U9, Q1, Q13
16	701-1998	U25, U19, U13, CR1, Q3		701-1998	U18, Q4-11, U16, U17
17	701-7997, 701-1998		45	701-7997	Q10, U3, U4, U9, Q1, Q13
18	702-7995	DS2, U1		701-1998	U18, Q4-11, U16, U17
19	701-7997	U1, CR8, U6, Q16, R39	46	702-7995	DS3, U1
20	701-7997	Q8, U1, U4, U10, Q2, Q7,	47	702-7995	U2, CR14
		Q14, Q24, Q1	48	702-7995	DS4, U1
21	701-7997	Ω1, Ω4, Ω2, Ω20	49	702-7995	U2, CR15
22	701-7997	Q1, Q18, Q21	50	702-7995	DS5, U1
23	701-7997	Q10, U3, U4, U9, Q1, Q13	51	702-7995	U2, CR11
	701-1998	U18, Q4-11, U16, U17	52	702-7995	DS6, U1
24	701-7997	Q6, Q12, CR7, Q22	53	702-7995	U2, CR13
25	701-7997	U11, U4, U8, Q17	54	702-7995	DS7, U1
26	701-7997	U10, U4, U1, Q8	55	702-7995	U2, CR16
27	701-7997	Q15, U4, Q21	56	702-7995	Q1, RP1, U3, CR17

4.4 CALIBRATION

The need for calibration varies with the amount of use your UniPak™ receives. Generally, we suggest calibration whenever: 1) programming yields fall below the manufacturer's recommended minimums, or 2) troubleshooting has been completed, or 3) the user's company policy requires periodic calibration certification.

NOTE

If calibration or repair is required but you lack the facilities to accomplish it, contact the nearest Data I/O Service Center.

Because of differences in programmer mainframes, this manual does not attempt to cover all areas of programmer calibration. Instead, it lists the steps necessary to calibrate only the UniPak TM .

Calibration of the UniPak™ consists of three parts:

- Power Supply Calibration—measures the DC supply voltages of the programmer. All other voltages depend on these supplies; therefore, this part of the calibration procedure must be done first. Refer to your programmer manual.
- 2. DC Calibration—consists of measuring and adjusting critical DC voltage levels generated by the UniPakTM.
- Waveform Observation enables observation of waveforms on an oscilloscope to ensure compliance with the device manufacturers' critical voltage and timing specifications.

The first part of the calibration procedure (power supply calibration) varies with the type of programmer you have. Therefore, this manual refers you to your programmer manual for details on power supply calibration.

DC calibration is discussed in section 4.4.1.

The following equipment is necessary to calibrate the UniPakTM:

- Data I/O calibration extender (part number 910-1521)
- Three and a half-digit digital voltmeter (DVM)
- Dual-trace oscilloscope (Tektronix 465 or equivalent)

Check the appropriate programmer manual for any additional equipment that you may need to calibrate the programmer.

To prepare your UniPak™ for calibration, follow the procedures outlined below:

- Turn the programmer power off; see section 3.3 for details
- Remove the UniPakTM from the programmer; see section 2.3 for details.
- Insert the calibration extender into the programmer the same way you insert the UniPak™ (section 2.2).
- 4. Unscrew the two thumb screws (captive fasteners) located on the underside of the top cover of the UniPak™ (figure 4-1); they connect the card cage to the socket assembly. Separate the two parts of the assembly.

CAUTION

Do not let the fasteners short to the motherboard.

- Insert the 64-pin connector of the card cage into the mating connector on the calibration extender (figure 4-5, detail B).
- 6. Lean the top portion of the UniPak™ against its bottom portion at a 45-degree angle (see figure 4-5).

NOTE

Be sure the socket assembly flange locks into the card cage flange (see figure 4-5, detail A).

Do not allow the frame of the socket assembly to short to the memory board.

Be careful not to strain the cable or scratch the top of the programmer.

4.4.1 DC Calibration

The DC calibration procedure described in this section enables you to adjust critical DC voltage levels generated by the UniPakTM. To follow this procedure, use the measurement chart at the end of this section. This

measurement chart contains the information needed for all DC calibration tests. This information is included on the measurement chart in columns with the following headings:

- Step No.—tells which step to use for each test. Step numbers are set at the programmer keyboard and reflected in the display.
- Test No.—identifies individual tests.
- · Test Description-identifies the functions being tested.
- Measurement Test Location—tells which socket pins, circuit boards, or test points to probe for measuring voltages.
- Measurement—specifies allowable measurement ranges.
 If a reading falls outside the range and you cannot
 adjust it to within the range, do not use the UniPakTM
 until the problem is corrected.
- Adjustment Location—tells which potentiometer to adjust if a measurement is out of range.
- Comments gives special instructions for particular tests.




Figure 4-5. Calibration Setup

The DC calibration procedure is as follows:

CAUTION

Remove all devices from the sockets before entering the calibration mode (see section 3.8 for details). Waveform generation may damage any device in the UniPakTM sockets.

- 1. Turn the programmer power on (section 3.2).
- 2. Put the programmer into the calibration mode by following the key sequences in table 4-2.
- 3. Perform the general calibration steps (steps 1 through 20) on the measurement chart. For steps 4 and 5, refer to the figures at the end of the measurement chart to observe the bit switch rise waveform and the DAC step waveforms. Trigger your oscilloscope by connecting to the test point under the top edge of the socket assembly (see figure 4-6).




Figure 4-6. UniPak™ Scope Trigger Test Point

Table 4-2. Key Sequence To Access the Calibration

Mode

19 Press SELECT Press C2 Press ENTER Enter Step Number* Press START 29A/ Press SELECT 29B Press C1 Press START Enter Step Number* Press START 100A Press SELECT Press 12	To Increment Step No.	
29B Press C1 Press START Enter Step Number* Press START 100A Press SELECT	Press ENTER	Press REVIEW
1	Press START	Press REVIEW
Enter Step Number* Press START *Optional	Press START	Press BACK- SPACE

For each general calibration step on the measurement chart do the following:

- Take measurement readings at the device sockets or test points indicated on the measurement chart; figure 4-7 shows the pin numbers for the sockets; figure 4-8 shows test points.
- Ground the digital voltmeter to socket 7, pin 10 on the front panel of UniPakTM.




Figure 4-7. Pin Numbers of Device Sockets

- The adjustment pots on the waveform generator, memory board, and the address card enable you to make adjustments when your measurements do not match the measurement chart; figure 4-7 shows the location of these adjustment points.
- Access each new step by pressing the START (or ENTER) key. The new step number will appear in the display when the UniPakTM is ready for the next step. To go back to a previous test, press the REVIEW (or BACKSPACE) key.




Figure 4-8. Adjustment Locations




Figure 4-9. Pin Names by Pinout Code Numbers




Figure 4-9. Pin Names by Pinout Code Numbers (Continued)




Figure 4-9. Pin Names by Pinout Code Numbers (Continued)




Figure 4-9. Pin Names by Pinout Code Numbers (Continued)

Table 4-3. Measurement Chart

		REVISIONS	,										
	rR	DESCRIPTION		P.E		2784							
	D	ECN 5022				2/04		UniPak tm Measurement Chart					
STEP	TEST	TEST DESCRIPTION		MEASU	JREN	MENT L	DCATION	CATION MEASUREMENT				COMMENTS	
	NO.							MIN	MIN NOM P		LOCATION	Ground DMM to socket 7, pin 10	
	10		The	he following tests are performed									
			with	the UniP	ak"	™ on	the calibration						
			exte	nder:									
			Socket/Pin										
1	1	V reference supply		70	01-1	1998/	TP4	10.20V	10.24V	10.28V	R1,701-1998		
-	2	Load supply (high range)	701-1998/TP2					24.3V		25.7V			
	3	Load supply (low range)		701-1998/TP3		24.3V		25.70					
	4	Supply reference		701-7997/TP4			4.980	5.000	5.02V	R60, 701-799	7		
	5	V _{CC} supply	2	24				11.90	12.00	12.10	R62,701-7997		
-	6	CE supply	2	20				32.7V	33.0V	33.2V	R16,701-7997		
	7	Bit supply	2	9				25.7V	26.0V	26.2V	R33,701-7997		
2	8	V reference supply		70	01-	1998/	TP4	6.70V		6.900			
	9	Load supply	701-1998/TP3			10.3V		11.70					
3	10	V reference supply		701-1998/TP4			3.30V		3.500				
<u> </u>													
-													

Table 4-3. Measurement Chart (Continued)

F١			

		REVISIONS									
L	TR	DESCRIPTION	Р.		DATE						
I	D	ECN 5022		2	2/84		art				
STÉP	TEST	TEST DESCRIPTION	MEAS	MENT	LOCATION	м	EASUREME	NT	ADJUSTMENT	COMMENTS	
	NO.		Socket/Pin	Socket/Pin			MIN	NOM MAX		LOCATION	Ground DMM to socket 7. pin 10
4	11	Bit switch rise waveform	2 14							R17, 701-7997	See waveform photograph (page 4-27
5		DAC step waveforms									
	12	v _{cc}	2 24								See waveform photograph (page 4-28)
	13	Bit supply			701	-7997/TP2					See waveform photograph (page 4-29)
	14	CE supply			701	-7997/TP1					See waveform photograph (page 4-28)
	15	V _{REF} supply	701 - 1998/TP 4								See waveform photograph (page 4-29)
	16	Load supply	701-1998/TP3			-1998/TP3					See waveform photograph (page 4-26)
			The following	ng t	ests	are performed			ļ	ļ	
			with the Un	i P ak	c™ in	stalled in its					
-	-		normal oper	<u>at in</u>	ng po	sition.					
6	17	All voltages off	all all				-0.1V		0.4V		
7	18	Socket 2 LED									Confirm that socket 2 LED is on
	19	V _{CC} supply load	2 24				11.80		12.10		Place a 20-ohm, 2W resistor
		CC							-		between pins 24 and 12, socket 2
								-			
1			_							<u> </u>	

Table 4-3. Measurement Chart (Continued)

Fν		

		REVISIONS										
L	TR D	DESCRIPTION ECN 5022		P.E	DATE							
	<u> </u>	ECN 5022			2/84				l	JniPak tm N	Measurement Ch	nart
STEP	TEST NO.	TEST DESCRIPTION			REMEN	TLOCATION		MEASUREMENT			ADJUSTMENT LOCATION	COMMENTS
			Socket/	Pin				MIN	NOM	MAX	LOCATION	Ground DMM to socket 7, pin 10
8	20	CE supply load	2 20					32.3V		33.2V		Place a 100-ohm, 10W resistor
												between pins 20 and 12,socket 2.
	21	Pin 18 voltage switch	2 18					32.7V		33.2V		
	22	Pin 21 voltage switch	2 21			V-1-484-1		32.7V		33.2V		
9	23	Bit supply load	2 11					25.2V		26.0V		Place a 100-ohm, 5W resistor
												between pins 11 and 12, socket 2
	24	Pin 19 voltage switch	2 19					24.9V		25.5V		
10	25	V _{CC} voltage linearity	2 24				A** 1, 1913 41	3.90V		4.100		
	26	CE supply linearity	2 18					23.00		23.5V		Place a 2.2K-ohm, 1/2W resistor
												between pins 12 and 18,
												socket 2.
	0.7	5.V 3	2 21				e .	F 21/		4 0)/		
	27	-5V supply	2 21					-5.2V		-4.8V		
	28	12V supply	2 20)				11.4		12.6V		
11	29	V _{CC} voltage linearity	2 24			**		4.90V		5.10V		
		UC -										
 												

Sheet 3 of 5

Table 4-3. Measurement Chart (Continued)

REVISIONS

LTR		DESCRIPTION	P.E DATE												
	D.	ECN 5022	ECN 5022	ECN 5022			2/84		UniPak tm Measurement Chart						
STEP	TEST NO.	TEST DESCRIPTION			REMENT	LOCATION		EASUREME		ADJUSTMENT LOCATION	COMMENTS				
		CE comple lineagite		ket/Pin			MIN	NOM	MAX		Ground DMM to socket 7, pin 10				
	30	CE supply linearity	2	21			11.40	·	12.0V						
12	31	V _{CC} voltage linearity	2	24			5.90V		6.10V						
	32	I source and pulldowns	2	9,11,	14,16		2.00		2.6V						
	33	I source and pulldowns	2	10,13,	15,17		0.00		1.00						
13	34	I source and pulldowns	2	10,13,	15,17		2.00		2.6V						
	35	I source and pulldowns	2	9, 11	, 14.	16	0.00		1.00						
14	36	Socket 1 LED									Confirm that socket 1 LED is on.				
	37	V _{CC} voltage supply	1	28			4.900		5.10V						
	38	Odd address and data	1	2,3,5	7,9,	11,13,16,18,	3.00		6.0V						
,		high		20,22,	24,26										
	39	Even address and data	1	1,4,6	,8,10	,12,15,17,19,21,	-0.1V		0.40						
		low		23,25,	27										
15	40	Odd address and data	1	2,3,5	,7,9,	11,13,16,18,	-0.1V		0.47						
		low		20,22,	24,26										
	41	Even address and data	1	1,4,6	,8,10	,12,15,17,19,21,	3.0V		6.00						
		high		23,25,	27										
16	42	Odd data lines high	1	11,13,	16,18		25.5V		26.5V						
	43	Even data lines pullups	1	12,15,	17,19		4.5V		5.5V						
	 														

Sheet 4 of 5

REVISIONS

Table 4-3. Measurement Chart (Continued)


REVISIONS							
LTR D		DESCRIPTION	P.E DATE				
		ECN 5022	2/84				
					UniPak tm M	easurement Ch	nart
<u> </u>					31111 411	easar ement of	· · ···
<u></u>					MEASUREMENT		COMMENTS
STEP	TEST NO.	TEST DESCRIPTION	MEASUREMENT LOCATION			ADJUSTMENT LOCATION	
			Socket/Pin	MIN	NOM MAX		Ground OMM to socket 7, pin 10
17	44	Odd data lines pullups	1 11,13,16,18	4.5V	5.5V		
	45	Even data lines high	1 12,15,17,19	25.5V	26.5V		
18	46	Socket 3 LED					Confirm that socket 3 LED is on.
1	47		3 20	4.90V	5.10V		00111 11111 01140 3501150 3
 _ _ _ 		V _{CC} voltage supply	3 20	4.900	3.10V		0 6: 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
19	48	°Socket 4 LEO					Confirm that socket 4 LED is on.
	49	V _{CC} voltage supply	4 16	4.90V	5.10V	· · · · · · · · · · · · · · · · · · ·	
20	50	Socket 5 LED					Confirm that socket 5 LEO is on.
	51	V _{CC} voltage supply	5 16	4.90V	5.10V		
21	52	Socket 6 LED					Confirm that socket 6 LED is on.
	53	V _{CC} voltage supply	6 18	4.90V	5.10V		
22	54	Socket 7 LEO					Confirm that socket 7 LED is on.
	55	V _{CC} voltage supply	7 20	4.90V	5.10V		
23	56	V _{CC} pullup 1 on	1 28	4.0V	5.2V		
		V _{CC} pullup 2 on	2 24	4.0V	5.2		
		V _{CC} pullup 3 on	3 20	4.00	5.2V ·		
		V _{CC} pullup 4 on	4 16	4.0V	5.2V		
		V _{CC} pullup 5 on	5 16	4.0V	5.2V		
		V _{CC} pullup 6 on	6 18	4.0V	5.2V		
		V _{CC} pullup 7 on	7 20	4.0V	5.2V		
1		00			1		

Measurement Chart

Measurement Chart

PROGRAM ELECTRONICS _____


DAC Step Waveform



DAC Load Supply

	DATE	REV	REVISION RECORD	DR	СК
67° - 8° - 68°	3/84			-	

Bit Switch Rise-Time Waveform




	VARIABLE	MIN	NOM	MAX	UNIT	COMMENTS
PROGRAM	TR1 TR2 TR3	26 62 90	33 66 100	37 70 110	μs μs	Adjust R17, 701-7997.

NOTE: All TR's are measured from 10% to 90%.

Measurement Chart


PROGRAM ELECTRONICS _____

DAC Step Waveform



V_{CC} DAC


DAC Step Waveform



CE Supply DAC


DATE	REV	REVISION RECORD	DR	СК
3/84				
<u> </u>				

DAC Step Waveform



Bit Supply DAC

DAC Step Waveform



VREF Supply DAC

This page left intentionally blank.

SECTION 5

CIRCUIT DESCRIPTION

5.1 OVERVIEW

This section defines the functions of UniPakTM principal hardware components. Each circuit-card assembly is depicted by a block diagram accompanied by a written description.

5.2 GENERAL ARCHITECTURE

5.2.1 The Link Between the UniPak™ and the Programmer

The UniPak™ is controlled by the programmer's extended processor bus (J6), through the UniPak™'s mating connector. Pin functions of the extended processor bus are shown in table 5-1.

The control software for the UniPak[™] is located in EPROM on the memory card (702-0045).

5.2.2 The Buses

The programmer's address bus, data bus, R/\overline{W} line and $\overline{V \bullet \emptyset_2}$ line access the software on the memory card and control the gates and registers on the waveform generator (701-7997) and address and data driver cards (701-1998). The UniPakTM's device bus gathers the programming waveforms produced by these cards and transmits them to the socket card (702-7995). Figure 5-1 shows the relationships between the buses.

Table 5-1. Pin Functions, Programmer's Extended Processor Bus (at J1-J3)

Pin	Function	Pin	Function	
1	A_{o}	Α	A ₅	
2	Α,	В	A_6	
3	A ₂	С	Α,	
4	A ₃	D	A ₈	
5	A ₄	E	A ₉	
6	A ₁₀	F	A11	
7	A ₁₂	н	A ₁₃	
8	A ₁₄	J	A ₁₅	
9	DO ₁	K	DI ₁	
10	DO ₂	L	DI ₂	
11	DO ₃	M	DI_3	
12	DO₄	N	DI₄	
13	DO ₅	Р	DI ₅	
14	DO_6	R	DI ₆	
15	DO,	S	DI,	
16	DO ₈	T	DI ₈	
17	Ver. A	U	Ver. B	
18	Start	V	Clk. Inh.	
19	W/L	W	"26" ⁵	
20	VOL/VOH	X	"36"	
21	+ 5 V	Y	-9V	
22	+ Prog.	Z	+ 24 V	
23	GND	AA	-5V	
24	Sense	BB	Operate	
25	+ 48 V	CC	Unreg. H.V.	
26	GND	DD	Gnd.	
27	C1	EE	C4	
28	C2	FF	C5	
29	C3	нн	C6	
30	IRQ	JJ	Gate Enable	
31	R/W	KK	Extend	
32	V • Ø2	LL	+ 18V Raw	
33	Interlock	MM	PP	
34	+ 10V Raw	NN	RR	
35	Write	PP	Read	
36	Reset	RR	Fwd.	




Figure 5-1. Block Diagram, UniPak™ Electronics

5.3 COMPONENT LAYOUT

Figure 5-2 shows the component layout of the UniPakTM. The principal components are described in paragraphs 5.3.1 through 5.3.5.




Figure 5-2. Principal Components of the UniPak™

5.3.1 Motherboard

The motherboard accepts the signals and power supplies from the J6 of the programmer and transmits them to two identical 72-pin edge connectors and a 50-pin edge connector (see figure 5-3 and schematic 008-1999).




Figure 5-3. Block Diagram, UniPak™Motherboard

5.3.2 Waveform Generator

The waveform generator provides all signals, including addresses and data, required for programming devices. These signals are generated by the blocks shown in figure 5-4.

Three major supplies are the V_{CC} supply, the CE supply and the bit supply, which are used to generate the respective signals. Each supply is software-controlled via a D/A converter. All DACs obtain their reference voltage from the DAC reference.




Figure 5-4. Block Diagram, Waveform Generator

The V_{CC} waveforms are generated by writing appropriate DAC values from the firmware. The rise and fall times are fixed by the slewing rate of the op amp. Two overcurrent detectors are included, one for low currents and one for high currents (above 1 amp). If a detector is activated, the control latch is reset; the DAC-reference kill output then causes the DAC reference to go to zero, in turn causing all supplies to return to zero.

The VCC supply senses the VCC voltage at the PROM socket via the VCC-sense line. This remote sensing compensates for all cable drops between the supply and the socket.

The $\overline{\text{CE}}$ waveforms are generated by using the $\overline{\text{CE}}$ supply in conjunction with one of the pin switches. The voltage level is selected by writing the appropriate value to the $\overline{\text{CE}}$ DAC. One of two rise times is selected by the control latch and rise-time control circuitry. Either the pin 18, 20 or 21 switch can be enabled by the switch-control latch to output the high-level $\overline{\text{CS}}$ voltage. Switches that are not enabled can output TTL levels.

Each pin switch consists of an emitter follower with the collector tied to the $\overline{\text{CE}}$ supply. A current source is provided for the base of each switch to charge the common rise-time capacitor. When the base is released, a linear ramp is generated which is truncated at the $\overline{\text{CE}}$ -supply level. An NPN-transistor pulldown is included in the switch to provide a $20\text{V}/\mu\text{s}$ -controlled fall time. Logic circuitry prevents the pulldown and pullup circuits from being active simultaneously.

The pin 21 switch uses the same principles as the pin 18 and pin 20 switches. However, a power amplifier output (-5V/0 supply) provides the ground reference for the switch. For certain programming algorithms this amplifier output is brought to -5V.

The pin 20 switch includes a pullup that is connected to the +12/+5V supply, thus allowing the switch in the TTL mode to switch from 0 to 12V as well as from 0 to 5V. The +12/+5V supply consists of a monolithic regulator and a 5.1V zener diode controlled by the switch-control latch.

Signals to be applied to the data lines of a device are generated with the bit-supply signals and controlled by the bit-supply switch. The bit supply is nearly identical to the $\overline{\text{CE}}$ supply, but has one less diode in the feedback path, compensating for one less drop in the switch paths. The bit-supply switch consists of an emitter follower, a current source, and three rise-time control capacitors. The collector of the emitter follower is connected to the bit supply; the base is connected to the current source and timing

capacitor. The control latch can select the timing capacitor and also control the base of the switch. When the base is released, the output ramps linearly to the bit-supply level. The output on the bit-supply switch is sent to the address and data driver card and to the pin 19 switch. Unlike the pin 18, 20 and 21 switches, the pin 19 switch consists of a simple PNP-saturating switch controlled by the switch-control latch.

The current-sense integrator smoothes the transient overcurrent pulses occurring from charging supply capacitors. When an overcurrent condition from the VCC, CE, bit or 0/-5V supply exists for sufficient time, the control latch is reset, in turn causing the DAC reference and the supplies to go to zero. The state of the overcurrent-control line can be read by the address and data driver card and used by the programmer to detect shorted devices. Table 5-2 lists the functions of the devicebus pins. The data latch buffers the data bus and holds data to satisfy the long DAC data-hold requirement. The address latch buffers the lower-order address lines and the primary decode bus. These buffered lines are then sent to the decoder and the address latches. The decoder provides decode signals to the DACs for the VCC, CE and bit supplies. The switch-control latch and the control latch receive their clocks from a decoder on the address and data driver card.

Table 5-2. Pin Functions, Device Bus (at J1)

1	PA ₈	26	PA,
2	PA ₉	27	PA ₆
. 3	PA ₁₀	28	PA ₅
4	PA,,	29	PA₄
5	PA ₁₂	30	PA_3
. 6	PA ₁₃	31	PA ₂
7	PA ₁₄	32	PA ₁
8	PA ₁₅	33	PA _o
9	GND	34	Vcc
10	VCC Sense	35	GND
11	CE Supply	36	GND
12	Bit Switch	37	Bit Supply
13	Pin 20	38	Pin 18
14	Pin 21	39	Pin 19
15	Scope Trigger	40	PD,
16	-9	41	PD ₂
17	+ 24	42	PD ₃
18	Overcurrent	43	PD₄
19	Pull Down Control	44	S1
20	VCC Pullup	45	S2
21	VREF .	46	S3
22	PD ₈	47	Spare
23	PD ₇	48	Spare
24	PD ₆	49	+ 5
25	PD ₅	50	GND
	<u> </u>	00	5.10

5.3.3 Address and Data Driver

The address and data driver, diagrammed in figure 5-5, provides the device address, device data, data loads and supply measurement capability of the UniPakTM.

The address drivers consist of addressable latches driving the device address bus. The addressable latches receive data from the most-significant-bit line of the data bus.

The data switch register drives PNP data switches which direct the output of the bit switch to the appropriate device-data line. The PNP switches are driven by current sources to provide a constant-base drive at all bit-switch voltages.

The data sink register drives the NPN data sinks directly. These data sinks are used to shunt to ground large programming currents. Device data is read via the data comparators and strobed to the processor bus via the data gate. The comparators receive their reference voltage from the VREF amplifier, which is controlled by the VREF DAC. Loading the device data bus is controlled by the load DAC, the load amplifier and the high/low-range load

switch. A voltage is developed by the load amp and applied to either the high-range or low-range resistor banks. The diode clamps limit the voltage applied by the load resistors to the data bus to approximately 5V.

The supply comparators read the V_{CC} -sense line, the \overline{CE} supply and the bit-switch line. The comparator gate/multiplexer strobes the data from the supply comparators and the overcurrent-read line to the most-significant-bit line of the data bus.

The socket-select latch provides a control line for the high-/low-range switch and control lines for the socket card.

The data latch buffers the data bus and holds data to satisfy the DAC requirements.

The address latch buffers low-order addresses for the secondary decoder. The decoder provides the appropriate signals for the DACs and registers as well as the latches on this card and on the waveform generator. The $\sqrt{-0}_2$ signal controls the timing of the various clock signals developed by the decoder.




Figure 5-5. Block Diagram, Address and Data Driver Card

5.3.4 UniPakTM Socket Card

The UniPak™ socket card distributes to the device sockets the signals developed on the address and data driver card and the waveform generator. Refer to the block diagram, figure 5-6. The device address lines connect directly to the device sockets; larger devices connect to more device addresses than smaller devices; diodeovervoltage protection on these lines prevents damage to the drivers on the address and data driver card.

The device-data bus connects directly to all sockets. Four-bit devices are connected to PD₁-PD₄. The data pulldowns consist of 1K-ohm resistors and a diode network. Data-spike clamps consist of diode networks and capacitor-resistor networks. The diode networks are used to clip overshoot on the data-line programming pulses. The capacitor network is charged by the bit supply so that the network does not absorb energy from the actual data-line programming pulses.

Pins 18, 19, 20 and 21 of the 24-pin device socket receive signals directly from the waveform generator via the corresponding pin switches. A spike-suppression network similar to that used on the data lines is provided where the CE supply charges the RC network. VCC is applied to all sockets through seven diodes. Remote sensing of the voltage at the selected socket is provided by the analog switch of the VCC-sense multiplexer. When VCC is brought to zero, the device's VCC lines can be pulled up by the VCC pullups. The VCC sense-multiplexer and a comparator on the address and data driver card are then used to read the VCC voltage. If a device is properly inserted in a socket, the VCC voltage will be above 2V. If it is in backwards, it will be below 1V, and if no device is in the socket, the voltage will approach 4V.

The LED decoder is used to light the LEDs below the selected socket.




Figure 5-6. Block Diagram, UniPak™ Socket Card

5.3.5 UniPak™ Memory Card

The UniPakTM memory card is shown in block diagram form in figure 5-7. PROMs which store the UniPakTM software are contained on the memory card. These PROMs connect to the address bus directly and to the data bus through data buffers.

Two PROMs and a latch comprise the primary decoder. The PROMs connect to the 12 high-order address lines and the R/\overline{W} line. Outputs from the primary-decoder latch connect to the secondary decoder and also to

secondary decoders on the address and data driver card and the waveform generator. A 1-of-8 decoder, timed with $\overline{V \bullet \emptyset_2}$, provides the secondary decoding for the software PROMs. Two additional lines from this decoder connect to the address card to provide the decode signals for the data gate and comparator gate/multiplexer. Additional outputs from the primary decoder enable the data buffer during all software-read operations and lower the data-gate-enable line during any access of the UniPakTM




Figure 5-7. Block Diagram, UniPak™ Memory Card

APPENDIX A ERROR CODES

CODÉ	NAME	DESCRIPTION
21	Illegal-Bit Error	The device cannot be programmed due to already programmed locations of incorrect polarity.
23	First-Pass Verify Error	The device data was incorrect on the first pass of the automatic verify sequence during device programming.
24	Second-Pass Verify Error	The device data was incorrect on the second pass of the automatic verify sequence during device programming.
27	Insufficient RAM	Due to the value of the Begin RAM Address, there is insufficient RAM to program the device, or the total allotment of RAM resident is less than the word limit of the device.
30	No Programming Algorithm	Valid family and pinout codes are not selected, or family code selection is not followed by pinout code selection.
31	Excessive Current Drain	The operation aborted due to excessive current drain by a device.
32	Backward Device	The operation aborted due to VCC level test indicating a backward device.
35	Faulty Chip Select	The operation aborted due to data being present while a device is disabled.
37	Socketing Error	Operation aborted due to a low V _{CC} level indication on sockets presumed to be empty. A device may be in the wrong socket, or two or more devices may be socketed simultaneously.
38	Illegal Operation During Calibration	An illegal or invalid operation was attempted during calibration.
39	Failure to Lock Security Fuse	The security bit did not program and the device is not locked.
70	Faulty Bit Supply	The operation aborted due to a faulty bit supply. Do not use UniPak $^{\text{TM}}$ until repaired.
71	Faulty CS Supply	The operation aborted due to a faulty CS supply. Do not use $UniPak^{TM}$ until repaired.
72	Faulty V _{CC} Supply	The operation aborted due to a faulty V_{CC} . Do not use $UniPak^{TM}$ until repaired.
BØ	Byte Erase Error	The device does not have a byte erase mode. Block limits must be removed and a chip erase performed. The entire chip may then be reprogrammed.
B1	Chip Erase Error	The device does not have a chip erase mode.

^{*}In the case of an error condition, be sure that the family and pinout codes are correct for the PROM installed; refer to the UniPak Device List to cross check family and pinout codes.

This document comes in two parts. The first is a list of the UniPak device family and pinout codes. An explanation of each of the column headings is given below. The second is a flow chart of the KEPROMTM algorithm.

CAUTION

Be sure you enter the proper family and pinout codes for the device you want to program. If you enter an incorrect family and pinout code, you may damage your device. Be aware that although you may enter an independently valid family code and an independently valid pinout code, when combined, produce an invalid (illegal) combination. The correct combination for your device is published in this table. All family/pinout combinations not contained in this table are considered "illegal." Data I/O assumes no responsibility or liability for results produced by entry of "illegal" family/pinout combinations.

Key to Headings and Footnotes:

Device Part Number: The number assigned by the device manufacturer.

Family/Pinout Code: A 2-digit hexadecimal number that designates the programming algorithm (family)

followed by a 2-digit hexadecimal number used to differentiate device types based on pin

assignment and array size (pinout).

Software Version: A number in this column specifies the earliest version of the UniPak that will

program the device to the manufacturer's latest specifications.

Adapter: The model number of the adapter required to program the designated device.

Approval Status: The following is an explanation of the symbols used in this column:

A Written approval obtained.

- O Device is obsolete and no longer in production. No approval can be obtained. Algorithm has been used and approved in previous Data I/O equipment.
- S This algorithm is in the process of submittal for manufacturer approval. The algorithm has been tested by Data I/O or the manufacturer, but no representation as to yield level is made or implied.
- Devices marked with this symbol following the approval status symbol has extra programmable locations beyond the main array. Data is entered sequentially in RAM above the main array data. Consult the manufacturer's specifications for specific information.
- # Devices marked with this symbol following the approval status symbol have security bits. Use SELECT CODE C3 to set the programming flow for the security bits.
- Devices marked with this symbol following the approval status symbol are KEPROMs. Refer to the KEPROM flow chart.
- † Devices marked with this symbol following the approval status sybol cannot be programmed using the System 19 or the Model 100A.
- ## Devices marked with this symbol following the approval status symbol can only be programmed by the 29B with V04 or later.
- ** Devices marked with this symbol following the approval status symbol have extra programmable locations beyond the main array. Data is entered sequentially in RAM above the main array data. Consult the manufacturer's specifications for specific information. To program asynchronous to synchronous, put 01 at second RAM location above the main array. Enter 00 to not program asynchronous to synchronous.

KEPROMTM is a trademark of the Intel Corporation.

Device Part Number	Family/Pi Codes	nout	Software Version	Adapter	Approval Status		
Advanced Micro Devices							
2708 27128 27128A 2716	21 AF C1 19	27 51 51 23	A 005 V08 A	None None None	A A S A		
2716B 27256 2732 2732A	C2 C1 19 27	23 32 24 24	V11 V08 A 005	None None None	S S A A		
2732B 27512 2764 8KX8 2764A	C2 DD AF C1	24 A4 33 33	V11 V08 005 V08	None None None None	S S† A S		
27LS18 27LS184 27LS185 27LS19	16 16 16 16	02 06 06 02	K E E K	None None None None	S S A		
27PS181 27PS184 27PS185 27PS191	16 16 16 16	37 06 06 68	K A K K	None None None None	A A A		
27PS281 27PS291 27PS41 27PS43	16 16 16 16	37 68 53 63	003 003 005 004	None None 351 A-065 None	S A S A		
27S08 27S09 27S10 27S11	15 15 15 15	02 02 01 01	A A A	None None None None	0000		
27S12 27S13 27S15 27S18	16 16 16 16	03 03 79 02	A A 005 A	None None 351A-068 None	A A A		
27S180 27S181 27S184 27S185	16 16 16 16	37 37 06 06	A A E E	None None None None	A A A		
27S19 27S190 27S191 27S20	16 16 16 16	02 68 68 01	A H H A	None None None None	A A A		
27S21 27S25 27S26 27S27	16 16 16 16	01 65 85 85	A 003 005 005	None None 351A-067 351A-067	A S A A		
27S28 27S280 27S281 27S29	16 16 16 16	09 37 37 09	E 003 003 E	None None None None	A A A		

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status			
Advanced Micro Devices (Continued)								
27S290 27S291 27S30 27S31	16 16 16 16	68 68 36 36	003 003 A A	None None None None	A A A			
27S32 27S33 27S35 27S37	16 16 16 16	38 38 66 66	E E 004 004	None None None None	A A S S			
27S40 27S41 27S43 27S45	16 16 16 16	53 53 63 77	004 004 004 005	351A-065 351A-065 None 351A-066	A A A**			
27S47 27S49 27S65 27S75	16 16 16 16	77 67 93 94	005 003 V08 V08	351A-066 None 351A-073 351A-073	A** S S* S*			
27S85 2817A 2864B 29750A	16 BF CA 16	95 A 2 A6 02	V08 V11 V11 A	351A-073 None None None	s* s o			
29751A 29760A 29761A 29770	16 16 16 16	02 01 01 03	A A A	None None None None	0000			
29771 29774 29775 8751H	16 16 16 54	03 85 85 58	A 005 005 V10	None 351A-067 351A-067 351A-071	O S O S#			
9864 AM9708 AM9716 AM9732	C9 21 19 19	A6 27 23 24	V08 A A A	None None None None	S A A			
AM9761 AM9764	54 AF	6A 33	V10 005	351A-071 None	S# A			
	<u>ATMEL</u>							
27256 27C128 27C256 27C512	93 93 93 4B	32 51 32 A4	V11 V11 V11 V11	None None None None	s s s st			
27C513 27C515 27C64 27HC256	5B 5B 93 93	5E CA 33 32	V11 V11 V11 V11	None None None None	s† s† s			

UNIPAKTM DEVICE LIST

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status
		ATME	EL (Continued)		
27HC64 27HC641 27HC641L 27HC642	93 90 90 90	33 67 67 67	V11 V11 V11 V11	None None None None	S S S S
27HC642L 28C04 28C16 28C17	90 C4 C4 C4	67 82 96 A 2	V11 V11 V11 V11	None None None None	S S S S
28C64 28HC16 28HC17	C4 C4 C4	98 96 A 2	V11 V11 V11	None None None	S
		Elec	tronic Arrays		
2708 2716	21 19	27 23	A A	None None	0
		Eu	rotechnique		
ET2716 ET2732 ET2764 ETC2716	19 19 35 19	23 24 33 23	005 005 V08 005	None None None None	A A A
ETC2732	27	24	V11	None	S
		Exel Mic	roelectronics Inc	<u>.</u>	
2816A 2864A 2865A 46C15	B7 C3 C3 CD	23 98 98 21	V08 V10 V11 V11	None None None None	\$ \$ \$ \$
46C16	CD	21	V10	None	S
		4	Fairchild		
2708 93417 93427 93436	21 01 01 01	27 01 01 03	A A A	None None None None	O A A A
93438 93446 93448 93450	01 01 01 01	15 03 15 16	A A A	None None None None	A A A
93451 93452 93453 93510	01 01 01 01	16 05 05 21	A A A 004	None None None None	A A A
93511 93L450 93L451	01 01 01	21 16 16	004 A A	None None None	A S S

UNIPAKTM DEVICE LIST

Device Part	Family/F	Pinout	Software	Adapter	Approval
Number	Code	es	Version		Status
			Fujitsu		
27128 27128 A 27256 2732	45 93 93 19	51 51 32 24	005 V11 V11 E	None None None None	S S A
2732A	27	24	F	None	A
2764	45	33	005	None	S
27C128	45	51	005	None	S
27C256	45	32	V08	None	S
27C256A 27C256H 27C32A 27C512	93 93 27 4B	32 32 24 A4	V11 V11 A V11	None None None None	s s s _†
27C64 28C64 28C65 8516	45 C3 C3 19	33 98 98 23	005 V11 V11 E	None None None None	S S A
8518	21	27	E	None	A
8532	19	24	E	None	A
8742	50	57	005	351A-070	S
8749H	50	57	005	351A-070	S
		Gener	al Instruments		
27256 27C128 27C256 27C512	93 93 93 4B	32 51 32 A4	V11 V11 V11 V11	None None None None	s s s _t
27C513	5B	5E	V11	None	S†
27C515	5B	CA	V11	None	S†
27C64	93	33	V11	None	S
27HC64	93	33	V11	None	S
27HC641	90	67	V11	None	S S S S S
28C04	C4	82	V11	None	
28C16	C4	96	V11	None	
28C17	C4	A 2	V11	None	
28C64	C4	98	V11	None	S S S S
28CP64	C4	98	V11	None	
28HC16	C4	96	V11	None	
28HC17	C4	A 2	V11	None	
5716	83	23	003	None	A
5816	37	23	003	None	S
		₩.	<u>Harris</u>		
6641	40	47	F	None	A@
7602	06	02	V10	None	S
7603	06	02	V10	None	S
7608	05	16	A	None	O

Device Part	Family/P	inout	Software	Adapter	Approval		
Number	Code	s	Version		Status		
Harris (Continued)							
7610 7611 7616 76160	06 06 05 05	01 01 42 21	V10 V10 A A	None None None None	s s o		
76161 76165 7620 7621	06 06 06 06	21 53 03 03	V10 V10 V10 V10	None 351 A-065 None None	\$ \$ \$		
7629	05	43	A	None	0088		
76320	05	63	H	None			
76321	06	63	V10	None			
7640	06	15	V10	None			
7641	06	15	V10	None	s		
7642	06	05	V10	None	s		
7642P	05	38	H	None	o		
7643	06	05	V10	None	s		
7643P	05	38	H	None	00 %0		
7644	05	04	A	None			
7647R	05	79	V08	351A-068			
7648	05	09	A	None			
7649	06	09	V10	None	s		
76641	06	67	V10	None	s		
7680	05	16	A	None	0		
7680RP	05	16	H	None	0		
7681 7681RP 7684 7684P	06 05 05 05	16 16 06 06	V10 H A H	None None None None	\$ 0 0		
7685	06	06	V10	None	S		
7685P	05	06	H	None	O		
7686	05	10	A	None	A		
7687	05	10	001	None	O		
			<u>Hitachi</u>				
27256	93	32	V10	None	S		
27512	4B	A 4	V11	None	S†		
27C256 27C64 462532 462716	93 79 19 19	32 33 25 23	V11 V10 F F	None None None None	S A A		
462732	19	24	F	None	A S S A		
462732P	19	24	A	None			
48016	33	23	V09	None			
4827128	79	51	004	None			
4827128P	79	51	V10	None	SAAS		
482732 A	27	24	A	None			
482764	79	33	004	None			
58064	D7	98	V10	None			

Device Part	Family/Pinout	Software	Adapter	Approval				
Number	Codes	Version		Status				
		<u>Hughes</u>						
3004-1 3004-2 3008 3104-1	58 62 58 61 58 60 58 62	004 004 004 004	None None None None	A A S				
3104-2	58 61	004	None	S				
3108	58 60	004	None	S				
<u>Intel</u>								
2704 2708 27128 27128A	21 26 21 27 79 51 93 51	A A 004 005	None None None None	0 A A				
2716 27256 2732 2732A	19 23 93 32 19 24 27 24	A 005 A A	None None None None	A A A				
2732B 27512 27513 2758	93 24 4B A4 5B 5E 19 22	V10 V09 V10 A	None None None None	s s† s†				
2764	79 33	004	None	A A S				
2764A	93 33	005	None					
27C256	93 32	V10	None					
27C64	93 33	V09	None					
2815	85 23	005	None	5555				
2816	37 23	H	None					
2816A	A5 96	V08	None					
2817A	BF A2	V08	None					
2864A	CC 98	V11	None	s				
8704	21 26	A	None	0				
8708	21 27	A	None	0				
8741	56 59	005	351A-070	s				
8741A	56 59	005	351A-070	S S S S				
8742	50 57	005	351A-070					
8744	53 58	005	351A-071					
8748	52 56	005	351A-070					
8748H	50 56	005	351A-070	S				
8749H	50 57	005	351A-070	S				
8751	53 58	005	351A-071	S				
8751H	D5 58	V08	351A-071	S#				
8755A	47 55	005	351A-072	s s s s				
87C256	5C C8	V11	None					
87C64	93 3A	V10	None					
P27128A	5C 51	V11	None					
P27256	5C 32	V11	None	s				
P2732A	4D 24	V11	None	s				
P27512	5E A4	V11	None	s				
P2764A	5C 33	V11	None	s				

Device Part Number	Family/Pinou Codes	t Software Version	Adapter	Approval Status
		<u>Intersii</u>		
6716	59 64	004	None	Α
		Mitsubishi		,
2708 27128 2716 2732	21 27 79 51 19 23 19 24	A 004 A A	None None None None	S S A A
2764 8748	79 33 52 56	004 V 08	None 351A-070	s s
	<u>M</u>	onolithic Memories		
5300	11 01	D	None	A
5301	E5 01 11 01 E5 01	V09 V09	None None None	A S A S
5305	11 03 E5 03	D	None	A
5306	E5 03 11 03 E5 03	V09 D V09	None None None	A S A S
5308	11 08 D1 08	D V 08	None None	A
5309	11 08 D1 08	D V08	None None	Â
5330	29 02 E7 02	A V09	None	A
5331	29 02 E7 02	A V09	None None None	A S A S
5335	11 14 D1 14	D V08	None None	A
5336	11 14 D1 14	D V08	None None	A A A
5340	11 15 D1 15	D V08	None	A
5340JS	11 15 D1 15	D V08	None None None	A S A
5341	11 15	D	None	Ą
5341JS	D1 15 11 15 D1 15	V08 D V08	None None None	A A S A
5348	11 09 D1 09	D V08	None	A
5349	11 09 D1 09	V08 D V08	None None None	A A A

Device Part Number	Family/Pinout Codes	Software Version	Adapter	Approval Status				
Monolithic Memories (Continued)								
5352	11 05 D1 05	D V08	None	A				
5353	11 05 D1 05	D V08	None None None	A A A				
5380	11 16 D1 16	D V0 8	None None	A				
538WS	11 16 D1 16	D V08	None None	A S A				
5381	11 16 D1 16	D V08	None	A				
5381JS	11 16 D1 16	D V08	None None None	A S A				
5388	11 06 D1 06	D V08	None	A				
5389	11 06 D1 06	D V08	None None None	A A A				
53D1641 53DA1643	B2 80 AA 87	V08 V08	351A-073 351A-073	S S*				
53DA441 53DA442	AA AC	V08 V08	351A-073 351A-073	S S* S* S*				
53DA841 53LS140	AA AD 18 01	V08 004	351A-073 None	S*				
53LS141 53LS1681	18 01 18 21	004 V11	None None	S * S S S				
53LS240 53LS241	18 03 18 03	004 004	None None	S				
53LS441 53PL1681	18 05 18 21	004 V08	None None	\$ \$ \$ \$ \$				
53PS1681 53RA1681	18 21 18 A3	005 V08	None None	S S*				
53RA441 53RA481	18 07 EC 65	004 V09	None None	S * S S				
53RS1681 53RS881	18 A3 18 86	V08 005	None None	S* A*				
53S080 53S081	18 02 18 02	004 004	None None	0				
53S140 53S141	18 01 18 01	004 004	None None	S				
53S1641 53S1681	18 53 18 21	004 004 004	351A-065 None	S S A S				
53S1681J 53S240	18 21 18 03	004 004	None None	S				
53S241 53S280	18 03 18 08	004 004 004	None None	S S S S				
53S281 53S285	18 08 18 14	004 V11	None None	S				
53S3281 53S440	18 63 18 05	004 004	None None	S S A S				
· · ·		'		•				

Device Part Number	Family/Pind Codes	out Software Version	Adapter	Approval Status
	<u>Mono</u>	lithic Memories (Con	tinued)	
53S441 53S480 53S481 53S485	18 0 18 0	5 004 9 004 9 004 5 V11	None None None None	8888
53S6481 53S840 53S841 53S880	18 0 18 0	7 V10 6 004 6 004 6 V11	None None None None	S S S S
53\$881 6300 6301	18 1 11 0 E5 0 11 0 E5 0	1 V09 1 D	None None None	S A S A S
6305 6306	11 0 E5 0 11 0 E5 0	3 D 3 V09 3 D	None None None None None	SASAS
6308 6309	11 0 D1 0 11 0 D1 0	8 V08 8 D	None None None None	A A A
6330 6331	29 0 E7 0 29 0 E7 0	2 V09 2 A	None None None None	A S A S
6335 6336	11 1 D1 1 11 1 D1 1	V08 4 D	None None None None	A A A
6340 6340JS	11 1 D1 1 11 1 D1 1	5 V08 5 D	None None None None	A A S A
6341 6341JS	11 1: D1 1: 11 1: D1 1:	5 V08 5 D	None None None None	A A S A
6348 6349	11 0 D1 0 11 0 D1 0	9 V08 9 D	None None None None	A A A
6352 6353	11 0 D1 0 11 0 D1 0	5 V08 5 D	None None None None	A A A
6380 6380JS	11 1: D1 1: 11 1: D1 1:	6 V08	None None None None	A S A

Device Part Number	Family/Pind Codes	out Software Version	Adapter	Approval Status
	<u>Mono</u>	lithic Memories (Co	ntinued)	
6381 6381JS	D1 1	6 D 6 V08 6 D 6 V08	None None None None	A A S A
6388 6389	D1 0	06 D 06 V08 06 D 06 V08	None None None None	A A A
63D1641 63D1642 63DA1643 63DA441	B2 8 AA 8	80 V08 80 V08 87 V08 AC V08	351A-073 351A-073 351A-073 351A-073	S A S*
63DA442 63DA841 63LS140 63LS141	AA A 18 0	AC V08 AD V08 01 004 01 004	351A-073 351A-073 None None	s* s* s
63LS1681 63LS240 63LS241 63LS441	18 0 18 0	21 V11 93 004 93 004 95 004	None None None None	9999
63PL1681 63PS1681 63RA1681 63RA441	18 2 18 A	11 V08 11 005 33 V08 7 004	None None None None	S S S S
63RA481 63RS1681 63RS881 63S080	18 A 18 8	5 V09 3 V08 6 005 2 004	None None None None	S S* A* A
63S081 63S140 63S141 63S1641	18 0 18 0 18 0 18 5	1 004	None None None 351A-065	A S S A
63S1681 63S1681J 63S240 63S241	18 2 18 2 18 0 18 0	1 004 3 004	None None None None	<i>\$</i>
63\$280 63\$281 63\$285 63\$3281	18 0 18 0 18 1 18 6	8 004 4 V 11	None None None None	S S A
63S440 63S441 63S480 63S481	18 0 18 0 18 0 18 0	5 004 9 004	None None None None	s s s s
63\$485 63\$6481 63\$840 63\$841	18 1 18 6 18 0 18 0	7 V10 6 004	None None None None	\$ \$ \$ \$

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status			
Monolithic Memorles (Continued)								
63S880 63S881	18 18	16 16	V11 004	None None	S S			
		<u>M</u> onolithi	c Memories (PLE	2				
PLE5P8AC PLE5P8AM PLE5P8C PLE5P8M	18 18 18 18	02 02 02 02	V09 V09 V09	None None None None	S S S S			
PLE8P4C PLE8P4M PLE8P8C PLE8P8M	18 18 18 18	01 01 08 08	V09 V09 V09	None None None None	S S S S			
PLE9P4C PLE9P4M PLE9P8C PLE9P8M	18 18 18 18	03 03 09 09	V09 V09 V09	None None None None	S S S			
PLE9R8C PLE9R8M PLE10P4C PLE10P4M	EC EC 18 18	65 65 05 05	V09 V09 V09	None None None None	S S S			
PLE10P8C PLE10P8M PLE10R8C PLE10R8M	18 18 18 18	16 16 86 86	V09 V09 V09	None None None None	S S S			
PLE11P4C PLE11P4M PLE11P8C PLE11P8M	18 18 18 18	06 06 21 21	V09 V09 V09	None None None None	s s s			
PLE11RA8C PLE11RA8M PLE11RS8C PLE11RS8M	18 18 18 18	A3 A3 A3 A3	V09 V09 V09	None None None None	s s s			
PLE12P4C PLE12P4M PLE12P8C PLE12P8M	18 18 18 18	53 53 63 63	V09 V09 V09	351A-065 351A-065 None None	s s s			
			<u>Mostek</u>					
2716	19	23	Α	None	0			
			<u>Motorola</u>					
67256C 67259 6836E16 68732-0	49 49 2D 25	32 32 5 A 44	V11 V11 V09 A	None None None None	\$ \$ 0			
68732-1 68769 76161	25 25 05	45 29 21	A V11 A	None None None	O S S			

Device Part	Family/	Pinout	Software	Adapter	Approval
Number	Cod	es	Version		Status
		Motore	ola (Continued)		
76165 7620 7621 7640	05 05 05 05	53 03 03 15	003 A A	351A-065 None None None	s 0 s 0
7641 7642 7643 7649	05 05 05 05	15 05 05 09	A A A	None None None None	S O S S
7680 7681 7684 7685	05 05 05 05	16 16 06 06	A A A	None None None None	0 8 0 8
MCM2532	19	25	B	None	S
MCM2708P	21	27	A	None	O
MCM2716	19	23	B	None	S
MCM2808	81	72	003	None	S
MCM2816 MCM2817 MCM2832 MCM68708	43 81 81 21	23 71 70 27	003 003 003 A	None None None None	S S A
MCM68764	25	29	V11	None	S
MCM68766	25	29	V11	None	S
TMS2716	23	28	A	None	O
		National	Semiconductor		
2532 2708 2716 2732	19 21 19 19	25 27 23 24	A A A	None None None None	A A A
2758A	19	22	A	None	A
2758B	19	35	A	None	A
27C128	5D	51	V10	None	S
27C16	19	23	E	None	A
27C16H	BD	23	V08	None	SSAS
27C256	5D	32	V10	None	
27C32	19	24	A	None	
27C32B	5D	24	V11	None	
27C32H	BD	24	V08	None	s
27C512	4C	A4	V10	None	s
27C58A	19	22	A	None	s
27C58B	19	35	A	None	s
27C64	5D	33	V10	None	9999
27CP128	5D	BB	V10	None	
27CP256	4C	1E	V11	None	
27CP64	5D	1D	V11	None	

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status				
	National Semiconductor (Continued)								
2816 2864 54LS471 54S188	37 C7 08 08	23 A5 08 02	003 V09 A A	None None None None	A S O				
54S287 54S288 54S387 54S471	08 08 08 08	01 02 01 08	A A A K	None None None None	0000				
54S472 54S473 54S474 54S475	08 08 08 08	09 09 15 15	A A A	None None None None	O A A				
54S570 54S571 54S572 54S573	08 08 08 08	03 03 05 05	A A A	None None None None	0000				
54S574 74LS471 74S188 74S287	08 08 08 08	34 08 02 01	A A A	None None None None	O S A A				
74S288 74S387 74S471 74S472	08 08 08 08	02 01 08 09	A A K A	None None None None	A A A				
74S473 74S474 74S475 74S570	08 08 08 08	09 15 15 03	A A A	None None None None	A A A				
74S571 74S572 74S573 74S574	08 08 08 08	03 05 05 34	A A A	None None None None	A A A				
77LS181 77S180 77S181 77S184	08 08 08 08	16 16 16 06	A A A	None None None None	A A A				
77S185 77S190 77S191 77S195	08 08 08 08	06 21 21 53	A A A 004	None None None 351A-065	A A A S				
77S280 77S281 77S290 77S291	08 08 08 08	16 16 21 21	003 003 003 003	None None None None	A A A				
77S295 77S296 77S321 77SR181 77SR193	08 08 08 08	15 15 63 66 77	A A 005 V08 V11	None None None None 365 A -066	A A S* S				

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status
	<u>Nati</u>	onal Semi	conductor (Conti	inued)	
77SR25 77SR27 77SR474 77SR476	08 08 08 08	65 85 81 81	V08 V09 V08 V10	None 351A-067 None None	S* S * S*
77X288 87LS181 87S180 87S181	08 08 08 08	02 16 16 16	V10 A A A	None None None None	S S A A
87S184 87S185 87S190 87S191	08 08 08 08	06 06 21 21	A A A	None None None None	A A A
87S195 87S280 87S281 87S290	08 08 08 08	53 16 16 21	004 003 003 003	351A-065 None None None	S A A
87S291 87S295 87S296 87S321	08 08 08 08	21 15 15 63	003 A A 005	None None None None	A A A
87SR181 87SR193 87SR25 87SR27 87SR474	08 08 08 08 08	66 77 65 8 5 81	V08 V11 V08 V09 V08	None 351 A-066 None 351 A-067 None	S* S * S S*
87SR476 87X288 9716 9816 A	08 08 B3 C3	81 02 23 96	V10 V10 005 V10	None None None None	S* S A S
9817 9817 A 98C64	BF BF 9F	A2 A2 A7	V10 V10 V10	None None None	S S S
	<u>N</u>	ippon Ele	ctric Company, L	td.	
27128 2716 27256AD 27256D	79 19 48 45	51 23 32 32	004 F V11 V11	None None None None	S A S S
2732 2732A 2764 27C64D	19 27 79 79	24 24 33 33	F A 004 V11	None None None None	A S A S
27C256D 8741AD 8748 8748AD	45 56 52 52	32 59 56 56	V11 005 005 005	None 351A-070 351A-070 351A-070	A S S S
8748H 8749H 8755 A	50 50 47	56 57 55	005 005 005	351A-070 351A-070 351A-072	s s s

Device Part Number	Family/Pin Codes	out	Software Version	Adapter	Approval Status			
<u>Oki</u>								
2708 27128 2716 2758	79	27 51 23 22	A 004 A A	None None None None	A S A A			
2764 8755 A	79 47	33 55	004 005	None 351A-072	S S			
		į	Raytheon					
29600 29601 29602 29603	11 11	08 08 08 08	D D D	None None None None	A A A			
29610 29611 29612 29613	11 11	03 03 03 03	D D D	None None None None	A A A			
29620 29621 29622 29623	11 11	09 09 09 09	D D D	None None None None	A A A			
29624 29625 29626 29627	11 11	15 15 15 15	D D D	None None None None	A A A			
29630 29630SM 29631 29631SM	11 11	16 1 6 16 16	D 003 D 003	None None None None	A S A A			
29632 29632SM 29633 29633SM	11 11	16 16 1 6 16	D 003 D 003	None None None None	A S A S			
29634 29635 29636 29637	11 11	16 16 16 16	D D D	None None None None	A A A			
29640 29641 29642 29643	11 ! 11 !	53 53 53 53	004 004 004 004	351A-065 351A-065 351A-065 351A-065	S S S			
29650 29651 29652 29653	11 (11 (06 06 06 06	D D D	None None None None	A A A			
29660 29661 29662 29663	11 (11 (01 01 01 01	D D D	None None None None	A A A			

Device Part	Family/P	inout	Software	Adapter	Approval			
Number	Code:	s	Version		Status			
Raytheon (Continued)								
29671	11	63	H	None	A			
29673	11	63	H	None	A			
29680	11	21	D	None	A			
29680SM	11	21	003	None	S			
29681	11	21	D	None	A			
29681SM	11	21	003	None	S			
29682	11	21	D	None	A			
29682SM	11	21	003	None	S			
29683	11	21	D	None	A			
29683SM	11	21	003	None				
29VP816	7A	68	V10	None				
29VP832	7A	63	V10	None				
29VP864	7A	67	V10	None	8888			
29VS816	7A	68	V10	None				
29VS832	7A	63	V10	None				
29VS864	7A	67	V10	None				
39VP816	7A	68	V10	None	S S S S			
39VP832	7A	63	V10	None				
39VP864	7A	67	V10	None				
39VS816	7A	68	V10	None				
39VS832	7A	63	V10	None	S			
39VS864	7A	67	V10	None	S			
			Ricoh					
27C256	93	32	V11	None	SSSS			
27C32	27	24	V11	None				
27C64	79	33	V11	None				
687C64	D9	29	V11	None				
RD5H32	27	24	F	None	Α			
			Rockwell					
87C64	79	33	V10	None	S			
			Samsung					
2816A	B7	23	V11	None	S S S S S			
2864A	C3	98	V11	None				
2865A	39	A6	V11	None				
2817 A	BF	A2	V11	None				
2865AH	C9	A 6	V11	None	S			
		€i₁	Seeq					
27128	79	51	005	None	S			
2764	79	33	005	None	A			
27C256	93	32	V08	None	S			
2816A	B7	23	V08	None	S			

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status
		Seeq (Continued)		
2816AH 2817A 2817AH 2864H	DF BF BF C9	23 A2 A2 A6	V09 V08 V08 V11	None None None None	SSSS
5133 5133H 5143 5213	79 79 79 A5	33 33 51 96	005 005 005 V 08	None None None None	A A S S
5213H 52B13 52B13H 52B23	B9 A5 B9 AB	96 96 9 6 9 7	V08 V08 V08 V08	None None None	s s s
52B23H 52B33 52B33H 5516A	F1 AB F1 B7	97 98 98 23	V09 V08 V09 V08	None None None None	s s s
5516AH 5517A 5517AH	DF BF BF	23 A2 A2	V09 V08 V08	None None None	s s s
		SGS T	echnology		
2532 2716 27256 2764	19 19 93 79	25 23 32 33	003 003 V 11 V 08	None None None None	A A S S
2764A	9 3	33	V1 1	None	s
		<u> </u>	Sharp		
LH764J	1D	33	V11	None	S
		Sig	netics		
2708 27C64 27C256 27C64A	21 93 93 93	27 33 32 33	A V08 V11 V11	None None None None	Os s s
82123 82LS135 82LS137 82LS180	10 10 10 10	02 08 05 16	V09 A A A	None None None None	S S A
82LS181 82PS180 82PS181 82S114	10 10 10 AE	16 16 16 84	003 V09 003 V10	None None None 351A-068	SASS
82\$115 82\$123 82\$126 82\$129	AE 10 10 10	83 02 01 01	V10 A A A	351A-068 None None None	S A A

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status				
	Signetics (Continued)								
82S130 82S131 82S135 82S136	10 10	03 03 08 05	A V09 A A	None None None None	A S S A				
82S137 82S137 A 82S140 82S141	0F 10	05 05 15 15	A V11 A A	None None None None	A S A A				
82S146 82S147 82S180 82S181	10 10	09 09 16 16	A A A	None None None None	A A A				
82S182 82S183 82S184 82S185	10 10	16 16 06 06	A A A	None None None None	A A A				
82S190 82S191 82S195 82S23	10 2 10	21 21 53 02	A A 004 A	None None 351A-065 None	A A A				
82S2708 82S321		16 63	A 004	None None	A				
			<u>smos</u>						
27128 27C256 27C64	9 3 3	51 32 33	V11 V11 V11	None None None	SSS				
		<u> </u>	Synertek						
2716	19 2	23	A	None	0				
		Texas	Instruments						
14S10 14SA10 18S030 18S22	03 (04 (01 01 02 08	A A A	None None None None	00 4				
18S42 18S46 18SA030 18SA22	04 1 04 0)9 5 2 8	A A A	None None None None	O A O				
18SA42 18SA46 24S10 24S166	04 1 13 0)9 5 01 53	A A A 005	None None None 351A-065	0 A 0				

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status	
Texas Instruments (Continued)						
24S41 24S81 24SA10 24SA166	13 13 13 13	38 06 01 53	A A A 005	None None None 351A-065	A A A O	
24SA41 24SA81 2508 2516	13 13 19 BD	38 06 22 23	A A A V08	None None None None	A A A	
2532 2564 25L32 2708	BD BD BD 21	25 30 25 27	V08 V08 V08 A	None None None None	A S A	
27128 27128A 27256 2732	79 93 93 BD	51 51 32 24	V08 V11 V11 V08	None None None None	A S S A	
2732A 2764 27C128 27C256	63 79 93 93	24 33 51 32	V08 V08 V11 V11	None None None None	A A A	
27L08 28L166 28L22 28L42	21 13 13 13	27 21 46 09	A G G	None None None None	A A A	
28L45 28L85 28L86 28LA22	13 13 13 13	15 16 16 46	G G A G	None None None None	S S A A	
28P166 28P42 28P45 28P85	13 13 13 13	21 09 15 16	G G G	None None None None	SSSS	
28S166 28S2708 28S42 28S45	13 13 13 13	21 16 09 15	G A A G	None None None	A A S	
28S46 28S85 28S86 28SA166	13 13 13 13	15 16 16 21	G G A G	None None None None	A S A S	
28SA42 28SA46 28SA86 54LS2708	13 13 13 13	09 15 16 16	G G A A	None None None None	A A O	
54LS478 54S188 54S2708 54S287	13 04 13 03	16 02 16 01	A A V09 A	None None None None	0000	

Device Part Number	Family/Pinout Codes		Software Version	Adapter	Approval Status	
	<u>7</u>	exas Instr	uments (Continu	red)		
54S288 54S387 54S454 54S455	04 03 13 13	02 01 06 06	A A A	None None None None	0000	
54S470 54S471 54S472 54S473	04 04 04 04	08 08 09 09	A A A	None None None None	0000	
54S474 54S475 54S476 54S477	04 04 13 13	15 15 38 38	A A A	None None None None	0000	
54S478 54S479 74188 74LS478	13 13 04 13	16 16 02 16	A A A	None None None None	0000	
74S188 74S2708 74S287 74S288	04 13 03 04	02 16 01 02	A A A	None None None None	0000	
74S387 74S454 74S455 74S470	03 13 13 04	01 06 06 08	A A A	None None None None	0000	
74S471 74S472 74S473 74S474	04 04 04 04	08 09 09 15	A A A	None None None None	0000	
74S475 74S476 74S477 74S478	04 13 13 13	15 38 38 16	A A A	None None None None	0000	
74S479 TMS2716	13 23	16 28	A	None None	0	
Thomson CSF						
27C64 71190 71191	93 92 92	33 21 21	V11 004 004	None None None	S A A	
<u>Toshiba</u>						
24128AP 24128P 24256AP 24256P	5C 79 5C 45	51 51 32 32	V11 V11 V11 V11	None None None None	s s s	

Device Part	Family/	Pinout	Software	Adapter	Approval
Number	Cod	es	Version		Status
		Toshi	lba (Continued)		
2464AP	5C	33	V11	None	ssss
2464P	79	33	V11	None	
27128	79	51	004	None	
27128AD	5C	51	V11	None	
27256AD	5C	32	V11	None	s
2732	19	24	A	None	s
27512D	5E	A4	V11	None	s
2764	79	33	004	None	s
2764AD	5C	33	V11	None	ssss
321	21	26	A	None	
322	21	27	A	None	
323	19	23	A	None	
8755AC	47	55	005	351A-072	SSS
TC57256	45	32	V10	None	
TMM27256	45	32	V10	None	
		VLSI 7	echnology, Inc.		
27C128	5D	51	V11	None	s
27C256	5D	32	V11	None	s
28H64	C9	A6	V10	None	s
VT27C512	4C	A4	V11	None	s†
VT27C64	5D	3 3	V11	None	s
		Wafersca	ie Integration, Inc	c.	
WS27C128	3B	51	V11	None	8888
WS27C256	3B	32	V11	None	
WS27C64	3B	33	V11	None	
WS57C128	3C	51	V11	None	
WS57C256	3C	32	V11	None	SSS
WS57C49	3C	67	V11	None	
WS57C64F	3C	33	V11	None	
			XIcor		
2804A	B7	82	V08	None	SSS
2816A	B7	23	V08	None	
2864A	C3	98	V11	None	

APPENDIX B TIMING DIAGRAMS

The timing diagrams are no	o longer a part o	f the UniPak manua	al; however, they	y are available for	purchase from the
Data I/O Corporate Service Dep	partment.				

APPENDIX C SCHEMATICS

008-1998

008-1999 30-701-7997

30-702-0045 30-702-7995 Address Card Motherboard

Waveform Generator

UniPak™ Memory

Socket Assembly

